Papers with fine-grained optimization goals
ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning (2026.acl-long)
Copied to clipboard
Zhirong Chen, Kaiyan Chang, Zhuolin Li, Cangyuan Li, Xinyang He, Chujie Chen, Mengdi Wang, Haobo Xu, Yinhe Han, Huawei Li, Ying Wang
| Challenge: | Existing approaches to optimize Register-Transfer Level (RTL) code fail to simultaneously optimize functional correctness and hardware efficiency metrics such as Power, Performance, and Area (PPA). |
| Approach: | They propose a hierarchical reward based reinforcement learning framework that integrates direct feedback from EDA simulators and synthesis tools into a reward mechanism. |
| Outcome: | The proposed framework integrates direct feedback from EDA simulators and synthesis tools into a hierarchical reward based reinforcement learning framework. |